This video shows part of a schematic generation.
This video shows part of a layout generation.
Test structure array’s
1,25 GHz 65nm PLL
D_Flip Flop
IO Library
Two 10 bit Flash ADC
Latest news about IPGEN® and upcoming events you find here.
PublicationsA list of publications you find here.
IP Products
News about IPGENSign up for the IPGEN® newsletter and stay in-the-know about what is going on in EDA and IP Design. Get the newsletter here.