10 bit Flash ADC

It was not possible during the design phase to simulate if a 3 or 4 bit interpolation would be the best choice. The IPGEN® Methodology offers very fast test case generation. To get a second version it took seconds but the later verification on silicon delivers fast the right version. Fast version creation during test phase helps reduce redesigns!


Login